SLGP Header

Fault Tolerant Parallel DA Based Reconfigurable FIR Filters

IJEECC Front Page
Author(s):
Nimmy Thomas,Suvitha P.S, Manju V.M
Volume
4, Issue 1
Pages:
651-656
Year of Publication:
June, 2017
Indian Journal of Emerging Electronics in Computer Communications-IJEECC
ISSN:
2393-8366
Citation: Nimmy Thomas,Suvitha P.S, Manju V.M."Fault Tolerant Parallel DA Based Reconfigurable FIR Filters." Indian Journal of Emerging Electronics in Computer Communications,4.1(2017):651-656.
Full Text Download

Abstract:
In signal processing, filters are used to remove unwanted portions of the signal, such as random noise, or to extract useful parts of the signal, such as the components lying within a specific frequency range. A reconfigurable FIR filter is a filter whose filter coefficients dynamically change during execution time. Such type of filters play an important role in many electronic circuits like digital up- down converters, software defined radio systems and multiple channel filters. Such systems should be highly reliable. This paper aims at developing a system that would be able to detect and correct the errors in the filter output automatically. This will be realized by making use of simple error correction codes.
Keywords:Finite Impulse Response (FIR) Filter, Distributed Arithmetic (DA) Algorithm, Reconfigurability Error Correction Codes, Hamming Codes, Fault Tolerance.

References:

  1. S.Y Park and P. K Meher, “Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter” IEEE Transactions On Circuits And Systems—Ii: Express Briefs, Vol. 61, No. 7, July 2014.
  2. Z. Gao, Pedro Reviriego, Wen Pan, Zhan Xu, M. Zhao, J. Wang, and Juan Antonio Maestro, “Fault Tolerant Parallel Filters Based on Error Correction Codes,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 2, pp. 384–387, Feb. 2015.
  3. T. Hentschel, M. Henker, and G. Fettweis, “The digital front-end of software radio terminals,” IEEE Pers. Commun. Mag., vol. 6, no. 4, pp. 40–46, Aug. 1999.
  4. K.-H. Chen and T.-D.Chiueh, “A low-power digit-based reconfigurable FIR filter,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8,pp. 617–621, Aug. 2006.
  5. M. Kumm, K. Moller, and P. Zipf, “Dynamically reconfigurable FIR filter architectures with fast reconfiguration,” in Proc. 8th Int. Workshop, ReCoSoC, Jul. 2013, pp. 1–8.
  6. S. Lin and D. J. Costello, Error Control Coding, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall. 2004.
  7. R. W. Hamming, “Error correcting and error detecting codes,” Bell Syst. Tech. J., vol. 29, pp. 147–160, Apr. 1950.