SLGP Header

Thermal-Effects of Power-Aware Test Vector Reordering

IJEECC Front Page

Abstract:
Low power digital testing approaches target the minimization of overall switching activity. This may lead to non-uniformity in the spatial power distribution which may cause localized heating and lead to an appreciable temperature difference across the layout of the circuit. Temperature is a function of power density. With increasing chip density, power aware testing will prove inadequate and has to be replaced by thermal aware testing strategies. Most of the efficient low power testing algorithms use vector reordering scheme. In this paper we investigate the influence of power aware test vector ordering technique on peak temperature and temperature distribution within the chip. Effectiveness of the approaches has been established via thermal simulation of ISCAS89 benchmark circuits. The proposed scheme outperform existing test pattern reordering techniques that target minimization of either total power (and thus heat) or peak temperature.
Keywords:Low Power Testing, Thermal Aware Testing, Vector Reordering..

References:

  1. Nicola Nicolici, Bashir M. Al-Hashimi, Power-Constrained Testing of VLSI Circuits, 1 edition, Springer, February 2003.
  2. P. Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design and Test of Computers, vol. 19, no. 3, pp. 82-92, May/June 2002.
  3. S. Ravi, Power-Aware Test: Challenges and Solutions, IEEE International Test Conference, pp. 1-10, Santa Clara, CA, October 2007.
  4. V. Dabholkar, S. Chakravarty, I. Pomeranz, S. Reddy, Techniques for Minimizing Power Dissipation in Scan and Combinational Circuits During Test Application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, no.12, pp.1325-1333, December 1998.
  5. P. Girard, C. Landrault, S. Pravossoudovitch, D. Severac, Reducing Power Consumption During Test Application by Test Vector Ordering, IEEE International Symposium on Circuits and Systems, vol.2, pp.296-299 May/June 1998.
  6. ]N. Nicolici, Xiaoqing Wen, Embedded Tutorial on Low Power Test, 12th IEEE European Test Symposium, pp.202-210, May 2007.
  7. ZuyingLuo, Xiaowei Li, Huawei Li, Shiyuan Yang, Yinghua Min, Test Power Optimization Techniques for CMOS Circuits, 11th Asian Test Symposium, pp. 332-337, November 2002.
  8. Minsik Cho, David Z. Pan, PEAKASO: Peak-Temperature Aware Scan-Vector Optimization, 24th IEEE VLSI Test Symposium, pp.52-57, 2006.
  9. P. Tadayon, Thermal Challenges During Microprocessor Testing, Intel Technology Journal, vol. 4, no. 3, pp. 1–8, 2000.
  10. Chunsheng Liu, K. Veeraraghavan, V. Iyengar, Thermal-Aware Test Scheduling and Hot Spot Temperature Minimization for Core-Based Systems, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 552- 560, October 2005.
  11. P. Rosinger, B. Al-Hashimi, and K. Chakrabarty,(2005) Thermal-Safe Test Scheduling for Core-Based System-on-a-Chip Integrated Circuits. IEEE Transactions on Computer Aided Design, vol.25, no.11, pp. 2502-2512, 2005.
  12. Thomas Edison Yu, TomokazuYoneda, KrishnenduChakrabarty, Hideo Fujiwara, Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip, 16th Asian Test Symposium, pp.187-192, 2007.
  13. Zhiyuan He, ZeboPeng, PetruEles, A Heuristic for Thermal-Safe SoC Test Scheduling, IEEE Int. Test Conference, pp. 1-10, October 2007.
  14. S.A. Bota, J.L. Rossello, C. de Benito, A. Keshavarzi, J. Segura, Impact of Thermal Gradients on Clock Skew and Testing, IEEE Design & Test of Computers, vol.23, no.5, pp.414-424, May 2006.
  15. TomokazuYoneda, Michiko Inoue, Yasuo Sato, Hideo Fujiwara, Thermal-Uniformity-Aware X-Filling to Reduce Temperature-Induced Delay Variation for Accurate At-Speed Testing, 28th IEEE VLSI Test Symposium, pp.188-193, April 2010.
  16. K. Skadron, M. R. Stan, W. Huang, S. Velusamy, K. Sankaranarayanan, D. Tarjan, Temperature-Aware Microarchitecture, 30th International Symposium on Computer Architecture, pp. 2-13, June 2003.
  17. S. Krishna Kumar, S. Kaundinya, SubhadipKundu, SantanuChattopadhyay, Customizing Pattern Set for Test Power Reduction via Improved X-identification and Reordering, ACM/IEEE International Symposium on Low-Power Electronics and Design pp.177-182, August 2010.
  18. N. Rinaldi, Thermal Analysis of Solid-State Devices and Circuits: An Analytical Approach, Solid-State Electronics, vol.44, issue 10, pp.1789-1798, October 2000.
  19. P. Girard, L. Guiller, C. Landrault, S. Pravossoudovitch, A Test Vector Ordering Technique for Switching Activity Reduction During Test Operation, Ninth Great Lakes Symposium on VLSI, pp.24-27, March 1999.
  20. Frank Kreith, Handbook of Thermal Engineering, CRC Press, 1 edition, December, 1999.
  21. A. Vassighi, M. Sachdev, Thermal and Power Management of Integrated Circuits, Springer, 1 edition, January 2006.
  22. Mircea R. Stan , Kevin Skadron , Marco Barcella , Wei Huang , KarthikSankaranarayanan , SivakumarVelusamy, HotSpot: A Dynamic Compact Thermal Model at the Processor-Architecture Level, Microelectronics Journal, vol. 34, Issue 12, Pages 1153-1165, December 2003.
  23. Design Vision User Guide, Synopsys Inc., Version 2002.05, June 2002.
  24. Encounter User Guide, Cadence Inc., Product Version 7.1.2, May 2008.
  25. H.K. Lee, D.S. Ha, Atalanta: An Efficient ATPG for Combinational Circuits, Technical Report, 93-12, Dep't of Electrical Eng., Virginia Polytechnic Institute and State University, Blacksburg, Virginia, 1993.