SLGP Header

High Speed 16 Bit Vedic MultiplierArchitecture using Modified Carry SelectAdder

IJEECC Front Page

Multiplication is a complex operation that introduces high delay and require large area for multiplier design. In this paper, a high speed and area efficient 16x16 Vedic Multiplier is designed by using high speed modified carry select adder. Modified carry select adder is faster than other conventional adder structures. Vedic multiplication has been introduced, which is different from other multiplication by shift and addition operations. This paper presents a new design methodology for less delay and area efficient Multiplier based up on aVedic Mathematic techniques. Vedic multiplier is based on the crosswise and vertical algorithm.The comparison of delay and area of multipliers with different adder architectures has been made to prove its efficiency. The performance analysis shows that the proposed architecture makes advantages in terms of delay and area. The design simulation is done in ModelSimPe 5.5using verilog hardware description language. It is synthesized by using Xilinx ISE14,2.
Keywords:Ripple carry adder (RCA), Carry select adder (CSA).


  1. H. Thapliyal and H.R Arbania.“A Time-Area-Power Efficient Multiplier and Square Architecture Based On Ancient Indian VedicMathematics”, Proceedings of the 2004, International Conference on VLSI (VLSI’04), Las Vegas, Nevada, June 2004, pp. 434-9.
  2. P.D. Chidgupkar, and M.T. Karad, “The Implementation of VedicAlgorithms in Digital Signal Processing,” Global Journal of Engng. Educ., vol.8 , pp.153-158, 2004.
  3. Devika, K. Sethi and R.Panda, “Vedic Mathematics Based MultiplyAccumulate Unit,” 2011 International Conference on Computational Intelligence and Communication Systems, CICN 2011, pp.754-757,Nov. 2011.
  4. HimanshuThapliyal and M.B.Srinivas, “VLSI Implementation of RSAEncryption System Using Ancient Indian Vedic Mathematics”, Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad-500019, India.
  5. H.D. Tiwari, G. Gankhuyag, C.M. Kim, and Y.B. Cho, “MultiplierDesign Based on Ancient Indian Vedic Mathematics”, Proc. IntSoC Design Conf., pp.65-68. 2008.