SLGP Header

Implementation of area-efficient radix-4 complex Number division

IJEECC Front Page

Complex division is a critical mathematical operation in signal processing, control systems, microwave systems etc… Division of complex numbers is a necessary evil in DSP systems also. So it using high speed modified carry select adder. Modified carry select adder is faster than other conventional adder structures. Vedic multiplication has been introduced, which is different from other multiplication by shift and addition operations. This paper presents a new design methodology for less delay and area efficient Multiplier based up on aVedic Mathematic techniques. Vedic multiplier is based on the crosswise and vertical algorithm.The comparison of delay and area of multipliers with different adder architectures has been made to prove its efficiency. The performance analysis shows that the proposed architecture makes advantages in terms of delay and area. The design simulation is done in ModelSimPe 5.5using verilog hardware description language. It is synthesized by using Xilinx ISE14,2.
Keywords:Concurrent error detection(CED), SRT-division, Robertson diagram, Radix-4 arithmetic, Hardware redundancy, FPGA.


  1. M. C. M. Teixeria, E. Assuncao, and E. R. M. D. Machado, “A method for plotting the Complementary root locus using the root-locus (positive gain) rules,” IEEE Trans. Educ., vol.47,no. 3, pp. 405-409, Aug. 2004.
  2. P. J. S. G. Ferreira, “Concerning the Nyquist plots of rational functions of nonzero type,” IEEE Trans. Educ., vol. 42, no. 3, pp. 228-229, Aug. 1999.
  3. A. C. Bartlett, “Nyquist, Bode, and Nichols plots of uncertain systems,” in Proc. Conf. American Control, May 1990, pp. 2033-2037.
  4. M. D. Ercegovac and J. M. Muller, “Complex division with prescaling of operands,”IEEE Int. Conf. Application-Specific Systems, Architectures, and Processors, 2003, pp. 304-314.
  5. P. Dormiani, M. D. Ercegovac, and J. M. Muller, “Design and implementation of a radix-4 complex division unit with prescaling,” in Proc. IEEE Int. Conf. Application-specific Systems, Architectures and Processors, 2009, pp. 83-90.
  6. D. Wang, M. D. Ercegovac, and N. Zheng, “A radix-8 complex divider for FPGA implementation,” in Proc. IEEE Int. Conf. Field Programmable Logic and Applications, 2009, pp.236-241.
  7. M. MozaffariKermani and A. Reyhani-Masoleh, “Concurrent structureindependent fault detection schemes for the Advanced Encryption Standard,”IEEE Trans. Comput., vol. 59, no. 5, pp. 608–622, May 2010.